

UNITED STATES IT ARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 08/953,719 10/17/97 YOSHIDA \mathbf{p} 35.C12338 **EXAMINER** 005514 LM02/0831 FITZPATRICK CELLA HARPER & SCINTO PIZIALI, J 30 ROCKEFELLER PLAZA PAPER NUMBER **ART UNIT** NEW YORK NY 10112 2778 **DATE MAILED:** 08/31/99

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks





Office Action Summary

Application No. 08/953,719

Applicant(s)

Examiner

Group Art Unit

YOSHIDA et al.

Jeff Piziali

iroup Art Unit **2778**



X Responsive to communication(s) filed on Oct 17, 1997	
☐ This action is FINAL .	
☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.	
A shortened statutory period for response to this action is set to expire3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).	
Disposition of Claims	
	is/are pending in the application.
Of the above, claim(s)	
Claim(s)	
Claim(s)	
☐ Claims are se	
Application Papers	
☑ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.	
☐ The drawing(s) filed on is/are objected to by the Examiner.	
☐ The proposed drawing correction, filed on is ☐ approved ☐ disapproved.	
☐ The specification is objected to by the Examiner.	
\Box The oath or declaration is objected to by the Examiner.	
Priority under 35 U.S.C. § 119	
Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).	
X All □ Some* □ None of the CERTIFIED copies of the priority documents have been	
🔀 received.	
received in Application No. (Series Code/Serial Number)	·
received in this national stage application from the International Bureau (PCT Rule 17.2(a)).	
*Certified copies not received:	
\square Acknowledgement is made of a claim for domestic priority under 35 U.S	S.C. § 119(e).
Attachment(s)	
X Notice of References Cited, PTO-892	
Information Disclosure Statement(s), PTO-1449, Paper No(s)5	
☐ Interview Summary, PTO-413	
X Notice of Draftsperson's Patent Drawing Review, PTO-948	
☐ Notice of Informal Patent Application, PTO-152	
SEE OFFICE ACTION ON THE FOLLOWING PAGES	

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 2. Claims 1-12, 15-16, 18-29, 32-33 and 35 rejected under 35 U.S.C. 102(e) as being anticipated by Lewis (5,589,847).

In regards to claim 1, Lewis discloses a matrix substrate having switching elements connected to picture element electrodes (550), intersecting scanning (G) and signal lines (D), a digital horizontal scanning circuit (505), a latch circuit (515), a D/A converter (255), signal transfer switches (520), and transfer switch selection (select) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 2, Lewis discloses applying analog signals to the signal lines (D) through the transfer switches (520) in every output of the selection circuit [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 3, Lewis discloses less D/A convertors (255) than horizontally arranged switching elements (550), and sequentially inputting one convertor (520a) to plural switching elements (D₁₋₄) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 4, Lewis discloses a shift register (505) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 5, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

In regards to claim 6, Lewis discloses inputting signal-polarity inverting signals, and inverting the polarity of output signals [see Figure 5; Column 7, Lines 25-65].

In regards to claim 7, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

In regards to claim 8, Lewis discloses a changeover switch for selecting one of at least two groups of signal transfer switches (520) [see Figure 15A, Column 10, Lines 22-48].

In regards to claim 9, Lewis discloses supplying the picture data in divisions, and sampling is conducted by the horizontal scanning circuit (505) [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 10, Lewis discloses changeover of the divided picture data [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 11, Lewis discloses an elevation circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 12, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 15, Lewis discloses at least two analog buffer circuits and a circuit for selecting one of the buffer circuits [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 16, Lewis discloses positive and negative polarity [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 18, Lewis discloses a liquid crystal device comprising a matrix and a counter substrate having switching elements connected to picture element electrodes (550), intersecting scanning and signal lines (G) and signal lines (D), a digital horizontal scanning circuit (505), a latch circuit (515), a D/A converter (255), signal transfer switches (520), and transfer switch selection (select) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 19, Lewis discloses applying analog signals to the signal lines (D) through the transfer switches (520) in every output of the selection circuit [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 20, Lewis discloses less D/A convertors (255) than horizontally arranged switching elements (550), and sequentially inputting one convertor (520a) to plural switching elements (D₁₋₄) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 21, Lewis discloses a shift register (505) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 22, Lewis discloses a CMOS transistor for the switching element (550) [see Figure 15A; and the Abstract].

In regards to claim 23, Lewis discloses inputting signal-polarity inverting signals, and inverting the polarity of output signals [see Figure 5; Column 7, Lines 25-65].

In regards to claim 24, Lewis discloses a D/A converter capable of inputting one bit more than the bit number of the picture data bits [see Figure 10; Column 8, Line 41 - Column 9, Line 10].

In regards to claim 25, Lewis discloses a changeover switch for selecting one of at least two groups of signal transfer switches (520) [see Figure 15A; Column 10, Lines 22-48].

In regards to claim 26, Lewis discloses supplying the picture data in divisions, and sampling is conducted by the horizontal scanning circuit (505) [see Figure 15B; Column 10, Lines 22-48].

In regards to claim 27, Lewis discloses changeover of the divided picture data [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 28, Lewis discloses an booster circuit for boosting output [see Figures 3A-C; Column 6, Lines 37-56].

Page 7

Art Unit: 2778

In regards to claim 29, Lewis discloses a clamp type amplifier [see Figures 3A-C; Column 6, Lines 37-56].

In regards to claim 32, Lewis discloses at least two analog buffer circuits and a circuit for selecting one of the buffer circuits [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 33, Lewis discloses positive and negative polarity [see Figure 10; Column 8, Line 54 - Column 9, Line 10].

In regards to claim 35, Lewis discloses a display apparatus [see Column 1, Lines 9-17].

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 13-14, 17, 30-31, 34 and 36-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis (5,589,847) in view of Misawa et al. (5,250,931).

Art Unit: 2778

In regards to claim 13, Lewis does not expressly disclose decoding signals. Misawa et al. disclose decoding signals [see Figure 1, Column 4, Line 58 - Column 5, Line 5]. Lewis and Misawa et al. are analogous art because they are from the shared field of active matrix display technology. At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's decoder in Lewis' driving circuit. The motivation for doing so would have been to provide a precise method of processing input signals. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 13.

Page 8

In regards to claim 14, Lewis does not expressly disclose a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer. Misawa et al. disclose a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer [see Figures 3A-B; Column 6, Line 29 - Column 7, Line 59]. At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's semiconductor substrate in Lewis' driving circuit. The motivation for doing so would have been to provide an inexpensive and accurate method of manufacturing the device. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 14.

Art Unit: 2778

Page 9

In regards to claim 17, Lewis does not expressly disclose polishing the picture element electrode by chemical mechanical polishing. Misawa et al. disclose chemical mechanical polishing [see Figures 4A-D; Column 7, Line 60 - Column 8, Line 2]. At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's polishing technique on Lewis' picture elements. The motivation for doing so would have been to provide an inexpensive and precise method of producing the device. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 17.

In regards to claim 30, Lewis does not expressly disclose decoding signals. Misawa et al. disclose decoding signals [see Figure 1; Column 4, Line 58 - Column 5, Line 5]. For the reasons set forward in the above rejection of claim 13, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 30.

In regards to claim 31, Lewis does not expressly disclose discloses a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer. Misawa et al. disclose a diffusion layer in a semiconductor substrate, and an impurity concentration of a diffusion layer [see Figures 3A-B; Column 6, Line 29 - Column 7, Line 59]. For the reasons set forward in the above rejection of claim 14, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 31.

In regards to claim 34, Lewis does not expressly disclose polishing the picture element electrode by chemical mechanical polishing. Misawa et al. disclose chemical mechanical polishing [see Figures 4A-D; Column 7, Line 60 - Column 8, Line 2]. For the reasons set forward in the above rejection of claim 17, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 34.

In regards to claim 36, Lewis does not expressly disclose a reflection type liquid crystal panel as the LCD. Misawa et al. disclose a reflection type liquid crystal panel as the LCD, and displays a picture image by introducing light emitted from a light source to the liquid crystal panel, and projecting reflected light through an optical system onto a screen [see Figures 16-18; Column 15, Line 52 - Column 17, Line 34]. At the time of invention, it would have been obvious to a person of ordinary skill in the art to utilize Misawa's reflection type liquid crystal panel as Lewis' LCD. The motivation for doing so would have been to allow Lewis' device to drive a type of LCD with a large consumer market. Therefore, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 36.

In regards to claim 37, Lewis does not expressly disclose a liquid crystal panel comprising a picture element unit array and a microlens array. Misawa et al. disclose a liquid crystal panel comprising a picture element unit array and a microlens array: the picture unit array having picture element units arranged two-dimensionally at a prescribed pitch on the substrate, three color

Art Unit: 2778

picture elements, and a combination of a first and second picture elements being arranged in a first direction and another combination of the first and third color picture elements being arranged in a second direction with the first color element common to both combinations; and the microlens array being arranged two-dimensionally above the picture element array at the pitch corresponding to the pitches of the two color picture element combinations arranged in the first and second direction on the substrate [see Figures 16-18; Column 15, Line 52 - Column 17, Line 34]. For the reasons set forward in the above rejection of claim 36, it would have been obvious to combine Lewis with Misawa et al. to obtain the invention as specified in claim 37.

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Morozumi (4,716,403), Ohwada et al. (5,021,774), Kitajima et al. (5,091,722), Shinya (5,170,158), Shimada et al. (5,576,730), Hashimoto (5,619,225), Asari et al. (5,644,329), Sato et al. (5,648,792), Kanbara (5,657,040), Ono et al. (5,784,042), Yamazaki et al. (5,784,073), Koyama (5,798,746) and Tsuchi et al. (5,818,406) are cited to further show the state of the art with respect to matrix substrates and liquid crystal devices employing matrix substrates.

Page 11

Art Unit: 2778

Page 12

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Jeff Piziali whose telephone number is (703) 305-8382. The examiner can

normally be reached on Monday - Friday from 6:30 AM to 3 PM E.S.T.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Richard Hjerpe, can be reached on (703) 305-4709.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 308-9051, (for formal communications intended for entry)

Or:

(703) 308-6606 (for informal or draft communications, please label

"PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA.,

Sixth Floor (Receptionist).

much L

MATTHEW LUU PRIMARY EXAMINER

88-8/27/99